Development Update 21/06/2013

We have started our FPGA design. So far we have developed the initial version of the RTL. We are in the process of validating it. We need to check if these results are similar to what we have received as the output software variant.